SPSysML Model::Simulated Hardware

Header Image

SPSys / SPSysML Model / Simulated Hardware

Project:

Simulated Hardware : Public <<SimHardGpSubsys>> Class

Created:	16.09.2021 20:40:09
Modified:	09.10.2022 23:09:15

Project:
Author:	Tomcio
Version:	1.0
Phase:	1.0
Status:	Proposed
Complexity:	Easy
Difficulty:
Priority:
Multiplicity:
Advanced:
UUID:	{3C2EBDAE-FDB9-4a3c-B204-AEDCC77E5A47}
Appears In:	hardware_group_bdd, dual_embodied_system_gos_bdd

Associations To
Associations From
Advanced
Other Links

Element	Source Role	Target Role
«System» Simulated-Physical System Class	Name: shgs	Name:
Details:

Element	Source Role	Target Role
«SimRealEff» Simulated Real Effector Class	Name: sre	Name:
Details:
«block» Simulated World Block	Name:	Name:
Details:
«SimRealRec» Simulated Real Receptor Class	Name: srr	Name:
Details:

Property	Value
_defaultDiagramType:	SysML1.4::InternalBlock
isFinalSpecialization:	0

Object	Type	Connection	Direction	Notes
«SimRealEff» Simulated Real Effector	Class	Strong	From
«SimRealRec» Simulated Real Receptor	Class	Strong	From
«System» Simulated-Physical System	Class	Strong	To